Digital Circuit Design Engineer

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

What You Can Expect

*

• Own the design and implementation of at least one major sub-circuit block, from architecture definition to fine-tuning.
• Perform schematic entry using Cadence Virtuoso, conduct circuit simulations with Spectre, MDL, and post-layout tools, and verify designs using Verilog.
• Develop SRAM views, including timing characterization.
• Conduct statistical analysis (Monte Carlo) across Process, Voltage, and Temperature (PVT) variations.
• Identify and propose innovative solutions to enhance power-performance-area metrics.
• Collaborate with the physical design team to create optimal GDS layouts.
• Partner with the Hardware and Silicon Validation Team for silicon evaluation.
• Analyze, summarize, document, and present results effectively.

What We're Looking For

• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
• 5+ years of hands-on experience in digital circuit design, with a focus on custom memory and transistor-level digital circuit design in advanced CMOS technologies.
• Proficiency in transistor-level circuit design software such as Cadence Virtuoso and Spectre X.
• Strong scripting skills in languages like Perl, Python, and TCL.
• Ability to work effectively in a collaborative team environment.

Preferred Qualifications

• Experience with custom memory design and characterization.
• Familiarity with statistical analysis methods for PVT variations.
• Knowledge of physical design processes and tools.

Expected Base Pay Range (USD)

The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.